

Test and Measurement Performance Report

Part Number TM7SSSH22S8MS028 (Core HC) **Distribution**: Internal and External Use

1



DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING MANAGER	
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran	E.Soubh	
			TEMPLATE FILENAME: SPM[SIZE_A](V.1).DO		



- 1	DATE: 05/ 26 / 2020	CARLISLE IT CON	FIDENTIAL	
DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING MANAGER
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran	E.Soubh
			TEMF	LATE FILENAME: SPM[SIZE_A](V.1).DOC



1.0 TEST SETUP AND DUT

Equipment, fixtures, and methods

Test method: All data measured from test PCB shown below and a N5227A PNA Network Analyzer

- Calibration was performed up to the 1. 85mm
 SMA adapters using calibration kit: 85058B
- Data was swept from 10 MHz to 67GHz for 6700 points
- Data averaging was turned off.
- Data is not dembedded and includes the board traces and the Core HC cable assembly



Assembly Description

- T&M PN: TM7SSSH22S8MS028
- 2- Position LCP Connector Housing, two pieces at the interface
- <u>11-inch solid center conductor</u> <u>092 coax cable</u>
- Carlisle DUT PCB: Core HC, CPW, Vertical Launch, <u>**Rev D**</u>, <u>#9</u>
- Port 1: 1.85mm Cable Connector (Core HC)
- Port 2: 1.85mm CPW Vertical Launch Precision Connector (on HC2, CPW PCB)



Testing Samples:						
 1 Sa 2 Ch 	amples nannels	 2 TH 4 Cro 1 TH 2 TH 	IRU Measurements <mark>w/ PCB</mark> (osstalk Meas. <mark>w/PCB</mark> (FEXT, IRU Meas. <mark>w/ PCB</mark> (1 Chann IRU Meas. <mark>w/RF Adaptor</mark> (2 (2 Channels x 1 samples NEXT) -> <mark>Single-Endec</mark> els x 1 samples) -> <mark>-Diff</mark> Chan. x 1 samples) → S	s) -> <mark>-Single-I</mark> d erential single-Ended	Ended
REVISION: ECN INFORMATION:		ORMATION:		m CPW: Configu	ration	SHEET No.
1	EC No:	N/A	1X2P (HC2 to PCB)		3 of 22	
•	DATE:	05/ 26 / 2020	CARLISLE IT CON	FIDENTIAL		
DOCUMENT NUMBER:		<u>:</u>	SI ENGINEER:	DESIGN ENGINEER	ENGINEERING	<u>G MANAGER</u>
RSI-TM7SSSH22S8MS028		S8MS028	R.Stavoli	H.Tran	E.So	ubh
				TEMF	LATE FILENAME: SPM	I[SIZE_A](V.1).DOC





Core HC 2.5mm CPW Test Board Stackup (RevDO)



C) PCB FINISH

1. Surface Protective Plating

- a. All exposed copper on the outer layers shall be plated with a protective surface finish.
- b. All exposed pads, edge fingers and plated through holes shall be ENIG with thickness listed in Table 2.

Table 2: Protective Plating Thickness

Nickel		Immersion Gold	
μm (m	icroinch)	µm (microinch)	
Min.	Max.	Min.	Max.
2.5 (100)	13(512)	0.051 (2)	0.2032 (8)

REVISION:	ECN INFORMATION:	TITLE: Core HC 2.5mm CPW: Configuration 1X2P (HC2 to PCB) CARLISLE IT CONFIDENTIAL			SHEET No.
1	EC No: N/A				5 of 22
	DATE: 05/ 26 / 2020				J 01 ZZ
DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING	<u>G MANAGER</u>
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran	E.Sou	ubh
			TEMF	LATE FILENAME: SPM	ISIZE AI(V.1).DOC





3.0 MEASUREMENT SET-UP, SINGLE-ENDED (HC2 CPW REVD BOARD)

Port 1: Core HC (1.85mm Cable Connector)

Device Under Test

Port 2: Core HC RevD PCB (1.85mm CPW Vertical Mount Precision Connector)

Measurements are not dembedded and include the Core HC assembly (cable connector, cable, interconnect), PCB (transitions, traces) and 1.85mm CPW vertical mount precision connector.



<u>REVISION:</u> 1	ECN INFORMATION: EC No: N/A DATE: 05/ 26 / 2020	TITLE: Core HC 2.5r 1X2P (HC2 to CARLISLE IT CON	TITLE: Core HC 2.5mm CPW: Configuration 1X2P (HC2 to PCB) CARLISLE IT CONFIDENTIAL				
DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING	<u>G MANAGER</u>		
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran E.Soubh		ubh		
			TEMF	LATE FILENAME: SPM	[[SIZE_A](V.1).DOC		





4.0 SIGNAL INTEGRITY RESULTS, SINGLE-ENDED (HC2 CPW REVD BOARD)













6.0 MEASUREMENT SET-UP, DIFFERENTIAL (HC2 CPW REVD BOARD)

Ports 1, 3: Core HC (1.85mm Cable Connector)

Device Under Test

Ports 2,4: Core HC RevD PCB (1.85mm CPW Vertical Mount Precision Connector)



SI ENGINEER:

R.Stavoli

SHEET No.

13 of 22

DOCUMEN	<u> NUMBER:</u>
RSI-TM7	SSSH22S8MS028

REVISION:





1	<u>EC No:</u> N/A <u>DATE:</u> 05/ 26 / 2020	Core HC 2.5n 1X2P (HC2 to CARLISLE IT CON	SHEET NO. 14 of 22	
DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING MANAGER
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran E.Soubh	
			TEMF	LATE FILENAME: SPM[SIZE_A](V.1).DOC









9.0 SIGNAL INTEGRITY RESULTS, SINGLE-ENDED, CROSSTALK (HC2 CPW REVD)

Near-End Crosstalk (S31, S42), Single-Ended

(CoreHC Channels: 3, 4, Board Locations: U, V)

Port1(HC) \rightarrow Port3(HC) & Port 2(VMCPW/PCB) \rightarrow Port 4 (VMCPW/PCB)





Far-End Crosstalk (S41, S32), Single-Ended

(CoreHC Channels: 3, 4, Board Locations: U, V)

Port1(HC) → Port 4 (VMCPW/PCB) & Port 2(VMCPW/PCB)→ Port3(HC)









REVISION:	ECN INFORMATION:	TITLE: Core HC 2.5mm CPW: Configuration			SHEET No.
1	<u>EC No:</u> N/A	1X2P (HC2 to	າງ _{ດf} ງງ		
	DATE: 05/ 26 / 2020	CARLISLE IT CON			
DOCUMENT NUMBER:		SI ENGINEER:	DESIGN ENGINEER	ENGINEERING	G MANAGER
RSI-TM7SSSH22S8MS028		R.Stavoli	H.Tran	E.So	ubh
			TEMP	LATE FILENAME: SPM	ISIZE AI(V.1).DOC